We report on transport in the 2 nd Landau level in in-situ back-gated two-dimensional electron gases in GaAs/AlxGa1−xAs quantum wells. Minimization of gate leakage is the primary heterostructure design consideration. Leakage currents resulting in dissipation as small as a few pW can cause noticeable heating of the electrons at 10 mK, limiting the formation of novel correlated states. We show that when the heterostructure design is properly optimized, gate voltages as large as 4V can be applied with negligible gate leakage, allowing the density to be tuned over a large range from depletion to over 4 × 10 11 cm −2 . As a result, the strength of the ν = 5/2 state can be continuously tuned from onset at n ∼ 1.2 × 10 11 cm −2 to a maximum ∆ 5/2 = 625 mK at n = 3.35 × 10 11 cm −2 . An unusual evolution of the reentrant integer quantum Hall states as a function of density is also reported. These devices can be expected to be useful in experiments aimed at proving the existence of non-Abelian phases useful for topological quantum computation.
I. INTRODUCTION
The seminal quantum computing proposals by Loss and DiVincenzo [1] and Kane [2] sparked an explosion in research in semiconductor based quantum computing implementations, first in GaAs [3] [4] [5] [6] [7] [8] [9] and later in Si [10] [11] [12] [13] [14] . While much progress has been made, including two-qubit operations in both material systems [8, 14] , decoherence due to environmental noise is still a significant obstacle for a large scale semiconductor-based quantum computer. While further progress in these approaches will likely require reductions in environmental noise, another approach to making a robust quantum computer is to make the qubit immune to its noisy environment by encoding the information non-locally in a many-body topological phase of matter exhibiting non-Abelian statistics [15] [16] [17] .
Since the discovery of the fractional quantum Hall effect (FQHE) at ν = 5/2 [18] , this state has drawn intense scrutiny. Much of the motivation for the continued study of the ν = 5/2 state comes from the fact that numerical work [19] [20] [21] [22] has shown strong overlaps with the Pfaffian wavefunction [23] and its particle-hole conjugate state, the so-called anti-Pfaffian [24, 25] , both of which are non-Abelian. There have also, however, been theoretically proposed wavefunctions for the ν = 5/2 state that exhibit Abelian statistics (see [26, 27] for a summary of candidate states). To date, the experimental tests to determine the nature of the ground state at ν = 5/2 have failed to agree on the identity of the wavefunction. Experiments probing the temperature dependence of tunneling between the edge states at ν = 5/2 have been proposed [28] and conducted [29, 30] as a way to measure * mmanfra@purdue.edu the quasiparticle effective charge e * and Luttinger liquid interaction parameter g in order to discriminate between proposed wavefunctions. These experiments, however, were inconclusive as tunneling experiments performed on the same Hall bar mesa but with different electrostatic confinement potentials gave results consistent with the non-Abelian anti-Pfaffian and U (1) × SU 2 (2) states [29] and the Abelian 331 state [30] . As it is unclear how possible edge reconstruction [31] due to shallow confining potentials might influence the interpretation of these experiments, it is possible that the different confinement parameters in the previously studied devices could be responsible for this apparent discrepancy.
Given the complications associated with these experiments, it would therefore be desirable to examine transport in nanostructures in the quantum Hall regime more systematically in samples in which the electron density and confining potential could be tuned simultaneously in a single structure. A variable density would also allow for direct comparisons between experimental results in the 2 nd Landau level (LL) and the more well-understood lowest LL in a single device without the need for extremely large magnetic fields. In addition, the original proposal [32] for an edge-state interferometer designed to directly measure the quantum statistics of the quasiparticles at ν = 5/2 called for a device with a global back-gate to allow magnetic field sweeps at a constant filling fraction. As such, there is strong motivation for back-gated devices exhibiting strong FQHE physics in the 2 nd LL concomitant with a large range of density tuneability.
In order to undertake such experiments, however, it is necessary to have a thorough understanding of how heterostructure design and device fabrication parameters affect device yields and the quality of transport in the 2 nd LL. Towards this aim, we have grown and processed a series of high quality, in-situ backgated two-dimensional electron gases (2DEGs). The processing of similar de-vices of lower mobility has been reported [33] [34] [35] [36] [37] [38] [39] [40] and a similar high mobility device has been used to examine the energy gaps of FQHE states in the 2 nd LL [41] . However, to our knowledge there has not been a published systematic study of heterostructure design and processing conditions and their impact on the visibility of states in the 2 nd LL.
II. DEVICE GROWTH AND FABRICATION
We studied three wafers utilizing two heterostructure designs to study the impact of the heterostructure on the gate leakage and the low temperature transport. Both designs feature a 2DEG located approximately 200 nm from the surface in a 30 nm GaAs quantum well flanked by Al 0.24 Ga 0.76 As barriers modulation doped from the top side only at a setback of ∼ 70 nm. The dopants were incorporated in a so-called doping well scheme (also known as a short-period superlattice) [42] [43] [44] [45] which has been found empirically to maximize the FQHE energy gaps in the 2 nd LL. The in-situ gate consisted of an N+ GaAs layer situated 850 nm below the bottom interface of the quantum well. The key difference between the two designs was that design #1 used a 200 nm Al 0.24 Ga 0.76 As barrier to separate the quantum well from a GaAs/AlAs (2/2 nm) superlattice while design #2 decreased this superlattice setback to 20 nm while keeping the gate setback fixed at 850 nm. Wafers A and B utilized design #1 while wafer C utilized design #2.
Device fabrication began by etching via holes to the gate layer using an etchant consisting of 50:5:1 wa- ter:phosphoric:peroxide followed by a second, ∼ 160 nm deep etch to define 1 mm Van der Pauw square mesas. Ohmic contacts consisted of a 8/80/160/36 nm stack of Ni/Ge/Au/Ni and were annealed for 1 min in forming gas at a variety of temperatures. Following the annealing, large TiAu pads off of the mesa were deposited in order to facilitate wirebonding. Figure 1 shows the effect of annealing temperature on the quality of the contacts and the gate leakage measured in the dark at T = 4 K on devices fabricated from wafer B. The lead resistance of the measurement setup was ∼ 1 Ω, so the 2-terminal resistance values quoted here are reasonable proxies for the true contact resistance. At an annealing temperature of 360
• C, the contacts were electrically open at low temperature, and the contact morphology was extremely smooth, indicating that the metal did not melt or diffuse significantly during the anneal. Figure 1b displays the effect of the annealing on the gate leakage. To quantify the leakage from our devices, we defined V leak as the gate voltage V g at which the gate leakage current reached 1 nA; thus high values of V leak are expected for a high quality gate insulating layer. Both the 2-terminal resistance and V leak decrease monotonically as the annealing temperature is increased and the NiAuGe diffuses further into the semiconductor.
To further study the impact of mask design and processing parameters on the gate leakage and contact resistance, we fabricated a set of test structures (not shown) which gave evidence that the gate leakage was primarily through the annealed contacts and not through the bulk of the mesa. In addition, the test structures gave evidence that the leakage current density through annealed metal in etched regions was larger than that through annealed metal in un-etched regions. The increased electric field due to the decreased gate-contact separation in the etched regions was insufficient to account for this increase in leakage density. This observation appears to imply that the etching procedure enhances the subsequent diffusion of the contacts. With this in mind, we designed our lithographic mask sets to minimize the total Ohmic area, particularly in the region off of the etched mesa. In our final design the total Ohmic area was < 1.5 × 10 4 µm 2 per device, and the total Ohmic overhang off each mesa was ∼ 6000 µm 2 . By minimizing the total time the etched sidewall of the mesa was exposed to air between the etch step and the metallization (typically ∼ 3-4 hours) and optimizing the geometry of the Ohmic contacts to include 45
• scallops, we were able to produce devices with acceptably low contact resistances in the range of a few hundred Ohms while minimizing the gate leakage.
Next, we examined the impact of heterostructure design on device performance. Using our optimized fabrication recipe and mask set, we fabricated devices on both wafers B and C, using an annealing temperature of 375 around 2.2 V while the leakage in devices from wafer C (red bars) typically turned on around 3.8 V. Evidently, the proximity of the superlattice to the quantum well has a pronounced effect on the gate leakage. The dashed line in Fig. 2 represents the gate voltage required in our geometry to reach a 2DEG density of ∼ 3.2 × 10 11 cm −2 , roughly twice the zero-bias density and the approximate electron density of 2DEGs exhibiting stateof-the-art energy gaps in the 2 nd LL (see for instance references [45] [46] [47] ). As the devices from wafer C clearly could be biased well beyond the point necessary to study the FQHE of the 2 nd LL, we fabricated Hall bar devices with larger contacts on wafer C to check how much less stringent the device design and fabrication requirements were for this wafer to exhibit acceptable gate leakage. These devices were based on a design [48] known to both exhibit high quality transport in the 2 nd LL and allow the incorporation of nanostructures. The total Ohmic area per device was 3.0 × 10 5 µm 2 with 4.6 × 10 4 µm 2 overhanging the edge of the mesa. Even though the Ohmic area in the etch field increased by a factor of ∼ 8 and the total Ohmic area increased by a factor of ∼ 20 from our optimized mask design, the leakage turn-on in most devices was still beyond 2.5 V, further highlighting the importance of proper heterostructure design.
We speculate that the large reduction in gate leakage in wafer C is due to two effects. First, the alternating layers of the superlattice act as a diffusion barrier [49, 50] to the metal from the Ohmic contacts; thus, by moving the superlattice closer to the quantum well, less metal is able to diffuse towards the gate, thereby reducing the shorting of the Ohmics to the gate. In addition, Fowler-Nordheim tunneling [51] [52] [53] [54] [55] from the bulk of the 2DEG to the gate can be expected to be reduced by moving the tall AlAs barriers of the superlattice closer to the 2DEG. The fact that there was such a minimal decrease in V leak when the contact area was increased on wafer C (see Fig. 2 ) may suggest that with our optimized fabrication procedure Fowler-Nordheim tunneling in wafer C is comparable to leakage from the contacts.
While moving the superlattice closer to the quantum well has the benefit of dramatically increasing the maximum achievable density, it also has the undesirable consequence of placing a significant amount of AlAs close to the quantum well. It is known that Al is an effective getter of vacuum impurities during MBE growth [43] , and thus moving the superlattice closer to the 2DEG may degrade the quality of the FQHE states. Indeed, the average maximum electron mobility in devices from wafer B was ∼ 15 × 10 6 cm 2 /Vs while that from wafer C was ∼ 11 × 10 6 cm 2 /Vs. Wafers B and C were grown on the same day, so it appears likely that the decrease in mobility can be attributed to the change in heterostructure design. That being said, it has become clear in recent years that the zero field mobility is not a good predictor of energy gaps in the 2 nd LL [41, 45, 46, 56] . Consequently, it was necessary to examine the magnetotransport at low temperature to make any definitive statement on the potential negative impact of moving the superlattice closer to the 2DEG. Figure 3 illustrates the importance of minimizing the gate leakage and properly heat sinking the sample in order to study the 2 nd LL at low temperatures (T < 25 mK). The data shown were taken from an early device from wafer A which was fabricated prior to the final optimization of our processing recipe. During the first cool down of the device, the Joule heating of the electrons due to the gate leakage current evidently caused the electron temperature to depart from the mixing chamber temperature T MC for a gate leakage current (power) ∼ 4 pA (∼ 3.5 pW) as evinced by the weakening of the reentrant integer quantum Hall effect (RIQHE) features (data not shown). By contrast, the excitation current of 2.1 nA contributed a neglible power dissipation of ∼ 45 fW at ν = 5/2. In order to facilitate wire bonding, we mounted the device on a commercial bondable ceramic chip carrier during the first cool-down. This meant, however, that the sample was only cooled through the 18 µm thick Au bond wires. To improve the heat sinking, we re-wired the same device on a homemade header. In this design the sample was mounted to a strip of Cu with Ag paint, and the Cu strip was screwed directly onto the Cu cold finger of the mixing chamber resulting in a continuous metal connection between the mixing chamber and sample. With this improved heat sinking, heating of the electrons was not evident until a gate leakage current (power) ∼ 56 pA (67pW). Figure 3 illustrates the vast improvement in electron temperature achieved by improving the heat LL in device A. During the first cool down of the sample (black curves) the sample was mounted on a commercial ceramic chip carrier. At a gate leakage current (power) of ∼ 63 pA (76 pW) the electrons appear very warm as seen by the lack of RIQHE features, despite a low mixing chamber temperature TMC. During the second cool down of the sample (blue curves), the device was mounted on a homemade header with a copper strip screwed onto the end of the cold finger on the mixing chamber. The electrons were obviously much colder even for a slightly higher TMC. The green curve shows the transport around ν = 5/2 during the second cooldown for TMC = 51 mK. Comparing the green and black data, we conclude that the electron temperature was ∼ 50 mK for TMC = 11 mK during the first cooldown.
III. LOW TEMPERATURE TRANSPORT
sinking of the sample. For a fixed density and approximately constant gate leakage current, the data taken with the Cu strip header show strong RIQHE features while the data taken with the ceramic chip carrier shows no RIQHE features. To quantify T electron during the first cool-down, we show data (green curve in Fig. 3 ) taken at T MC = 51 mK during the second cooldown. The insulating peaks in R xx in the vicinity of ν = 5/2 at T MC = 51 mK during the second cool-down are comparable to those seen at T MC = 11 mK during the first cool-down. This allows us to estimate T electron ∼ 50 mK for the black curves in Fig. 3 .
After screening devices from each wafer at T = 4 K and T = 300 mK, we cooled one exemplary device each from wafers B (device B) and C (device C) to low temperature (< 25 mK) to examine the transport as a function of density at low temperature. Figure 4 shows low temperature transport (T MC ∼ 10 mK) at two different densities for device C after illumination with a red LED. The device shows excellent transport with all four RIQHE states present and well developed FQHE states at ν = 14/5, 8/3, 5/2, and 7/3. In addition, nascent states at ν = 12/5 and ν = 2 + 6/13 begin to develop at high density. This is, to our knowledge, the first time [57] . Red data show the transport for the maximum strength in RIQHE states 2a and 2b while the blue data show transport at the highest density before the second subband became occupied. these states have been observed in a back-gated device, and their presence in spite of their extreme fragility [58] [59] [60] further points to the high quality of the 2DEG. The presence of the state at ν = 12/5 is particularly interesting as this state has been proposed as a host of Fibonacci anyons which could be used for universal topological quantum computation [17] .
We examined the strength of the FQHE in each device quantitatively by measuring the gap at ν = 5/2 (∆ 5/2 ). Figure 5 displays the gap at ν = 5/2 as a function of density for devices B and C. It is clear that, within the experimental resolution, the gaps are nearly identical for both devices at low density (n < 2.5 × 10 11 cm −2 ). Evidently, neither the day-to-day variation in the MBE growth conditions nor the uncontrolled sample degradation from device fabrication nor the proximity of the superlattice to the 2DEG significantly affect the gap at ν = 5/2. Device C, however, allows investigation of much higher 2DEG densities. Moreover, the magnitude of the gaps are very large with the gap in device C reaching a maximum value of 625 mK, the highest reported to date, at a density of 3.35 × 10 11 cm −2 . One noticeable feature of the data from device C in Fig. 5 is that at the highest density measured the gap shows a pronounced drop. It has been previously reported [61] that the gap at ν = 5/2 drops suddenly when the energy difference between the Fermi energy E F and the first excited electric sub-band in the quantum well equals the cyclotron energy. In this case, there is a level crossing and the ground state is pushed into the lowest LL of the anti-symmetric sub-band. Figure 6 shows the calculated [62] energy spacing along with the cyclotron energy as a function of density. As expected, the experimentally measured gap at ν = 5/2 is seen to drop suddenly when the cyclotron energy becomes approximately equal to the gap between E F and the second sub-band.
Finally, the RIQHE states in device C (from wafer C) showed an interesting evolution with density. In order to quantitatively compare the states, we defined the strength S of the RIQHE states as
where R c xy is the the classical Hall resistance at the filling fraction of interest, R xy is the actual Hall resistance at the peak position, and R i xy is the resistance of the near- est integer Hall plateau. Using this definition, a fully quantized RIQHE state has a strength of 1 while a completely absent state has a strength of 0. Figure 7 shows the evolution of the RIQHE states in device C during its second cool-down. The states on the high field side of ν = 5/2, 2a and 2b, are seen to weaken over the measured density range while states 2c and 2d continue to strengthen. Figure 8 shows a comparison of the evolution of state 2a in device C as a function of density for two different cooldowns. Even though the power dissipation from the gate leakage varied by ∼ 1 order of magnitude between the two cool-downs, the data show the same trend. Comparisons between the other three states for the two cool-downs show similar agreement. This appears to indicate that the observed evolution in strength is driven primarily by the 2DEG density and not by heating from the gate leakage. At present, the origin of this behavior is not understood. Regardless of the mechanism that causes states 2a and 2b to weaken with increasing density, this behavior is qualitatively different than that seen in states 2c and 2d and may point to a difference in the underlying localization mechanisms. In contrast, the strength of all the RIQHE states in device B (from wafer B) with the larger superlattice setback (data not shown) were seen to increase with density up to a density (power dissipation) of 2.67 × 10 11 cm −2 (6.4 pW) after which all the RIQHE states weakened. While we cannot identify the mechanisms causing localization, it appears that the different proximity of the superlattice to the 2DEG in wafers B and C has a significant impact. Based on our measurements from all three devices, we estimate that ∼ 10 pW is the maximum acceptable power dissipation from the gate leakage before the RIQHE states begin to weaken given the cooling power of our dilution refrigerator. This extremely low power level serves to highlight the necessity of minimizing the gate leakage in order to study the 2 nd LL.
IV. CONCLUSION
To summarize, we have examined the effect of heterostructure design and device processing on the performance of in-situ back-gated 2DEGs in the 2 nd LL. We found that the position of the GaAs/AlAs superlattice barrier relative to quantum well has a large impact on the leakage characteristics of the device due to its effectiveness in blocking the diffusion of the Ohmic contacts towards the gate and minimizing Fowler-Nordheim tunneling. Moving the superlattice closer to the 2DEG greatly increases the range of low-leakage gating without significantly degrading the strength of the gap at ν = 5/2 or other correlated states in the 2 nd LL. In addition, we found that gate leakage dissipation powers as small as a few pW are sufficient to cause electronic heating that impacts transport in the 2 nd LL. By improving the heat sinking of the lattice, the acceptable power dissipation is increased to ∼ 10 pW. Moreover, it is likely that the FQHE gaps would continue to rise at higher density beyond what we report here if the electric sub-bands were spaced sufficiently far apart. Thus, examining gaps as a function of density in narrower quantum wells could potentially yield important results on the density dependence of the gap at other states potentially useful for topological quantum computation such as ν = 12/5. As we have demonstrated a robust recipe for these structures and as the FQHE states in the 2 nd LL are very strong over a wide range of density, these devices should prove useful in experiments intended to confirm the presence of non-Abelian statistics in quantum Hall systems. 
